A resistance deviation-to-time interval converter based on dual-slope integration using second generation current conveyors (CCIIs) is designed for connecting resistive bridge sensors with a digital system. It consists of a differential integrator using CCIIs, a voltage comparator, and a digital control logic for controlling four analog switches. Experimental results exhibit that a conversion sensitivity amounts to 15.56 μs/Ω over the resistance deviation range of 0-200 Ω and its linearity error is less than ±0.02%. Its temperature stability is less than 220 ppm/℃ in the temperature range of -25-85℃. Power dissipation of the converter is 60.2 mW. This is an Open-Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.
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Operation in "Initialization" state
In this state, while analog switch   is kept "on", analog switches   and   do not matter.
During this state, capacitor  is discharged and its voltage   is kept to zero.
Operation in "Inverting Integration" state
In this state,   is kept "on", while   and   are kept "off", thereby the analog circuit forms the inverting integrator, which is composed of the half-bridge resistive sensors, the reference current   , the fixed resistor   , the positive current conveyor CCII+, the negative current conveyor CCII-, and the capacitor . During this state, the current flowing through the capacitor  is given by
where ∆ is the resistance deviation of the half-bridge sensors to be detected and converted into a time interval by the converter.
This current charges the capacitor, and thus capacitor voltage    may be expressed as follows:
where      is the initial voltage of the capacitor . Equation (2) indicates that the capacitor voltage linearly ramps down with a slope of
This inverting integration is carried out for a fixed period of time   as shown in Fig. 1(b) . Assuming that the initial voltage      of the capacitor  is 0 V, the accumulated voltage of the capacitor at the end of the time period   is given by
After this integration the converter turns into the "Non-inverting integration" state.
Operation in "Non-inverting Integration" state
In this state,   is kept "on", while   and   are kept "off", thereby the analog circuit forms the inverting integrator consisting of   and capacitor . During this state, the current flowing through capacitor  is
Therefore    may be expressed as follows:
This shows that the capacitor voltage ramps up with a slope of    until the ramp reaches back to zero as shown in Fig. 1(b 
where   is the input resistance of the X terminal, and   is the input resistance of the Y terminal. Equation (7) can be rewritten using was used to measure the time duration of the output pulse streams. Fig. 3 (a) shows the entire circuit that includes control logic for experiment. Fig. 3 (b) shows the measured voltage waveforms of the circuit in fig. 3 (a) . 24 j.inst. Korean.electr.electron.eng.Vol.19,No.4,479∼485,December 2015 (483) 
